Indictor Library for RF Integrated Circuits in Standard Digital 0.18 μm CMOS Technology
نویسندگان
چکیده
منابع مشابه
3D-Solenoid MEMS RF Inductor Design in Standard CMOS Technology
A new 3-D solenoid-inductor structure that is compatible with standard CMOS technology is proposed. Simulation shows excellent area efficiency of more than 80% saving over conventional planar spiral inductor. If combined with post-micromaching, a peak quality factor greater than 10 at 30GHz can be realized.
متن کاملOptimized Standard Cell Generation for Static CMOS Technology
Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...
متن کاملOptimized Standard Cell Generation for Static CMOS Technology
Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...
متن کاملCMOS RF Circuits for Wireless Applications
Advanced concepts for wireless communications present a vision of technology that is embedded in our surroundings and practically invisible, but present whenever required. From established radio techniques like GSM, 802.11, or Blue-tooth to more emerging like ultra-wideband (UWB) or smart dust moats, a common denominator for future progress is the underlying CMOS technology. Although the use of...
متن کاملCurrent Mode Multiple-Valued Logic Circuits in Digital CMOS Technology
Complexity of silicon integrated circuits (IC) in very large scale of integration (VLSI) using binary logic is reaching a point where most of the silicon area is occupied with interconnecting lines among devices on the chip, which represents a drawback of the approach. First implication of the high wiring complexity is increased packing complexity with increased number of pins (in today's VLSI ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Korean Institute of Electromagnetic Engineering and Science
سال: 2007
ISSN: 1226-3133
DOI: 10.5515/kjkiees.2007.18.5.530